



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/600,491	06/20/2003	Frank Sacca	0120104C	9887
25700	7590	03/07/2005	EXAMINER	
FARJAMI & FARJAMI LLP 26522 LA ALAMEDA AVENUE, SUITE 360 MISSION VIEJO, CA 92691			SWERDLOW, DANIEL	
			ART UNIT	PAPER NUMBER
			2644	

DATE MAILED: 03/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/600,491

Applicant(s)

SACCA ET AL

Examiner

Daniel Swerdlow

Art Unit

2644

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 18-25 and 27-37 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 18-25 and 27-37 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 20 June 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. Applicant's amendment has overcome the rejections made under 35 USC § 112 in the prior Office action.

Claim Rejections - 35 USC § 102

2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
3. Claims 18 through 22, 24, 25, 27 through 30 and 32 through 37 are rejected under 35 U.S.C. 102(b) as being anticipated by Hiyoshi (US Patent 5,734,703).
4. Regarding Claim 18, Hiyoshi discloses a circuit for connecting a modem to a two-wire circuit (i.e., a telephone line) (Fig. 9, reference 540, 103; column 1, lines 16-20) comprising: a voltage controlled current source including an operational amplifier (Fig. 9, reference 540) having a positive input connected to a modem output driver (i.e., a transmit signal driver of the modem) (Fig. 9, reference 520; column 18, lines 3-4) with a feedback path from the transistor emitter to the inverting input of the amplifier (i.e., configured to linearly vary a line current of the telephone line); the operational amplifier having an output driving the base of a transistor to form a semiconductor inductor circuit (i.e., an electronic inductor transistor) (Fig. 9, reference 540; column 18, lines 3-4); the transistor connected across a rectified (Fig. 9, reference 103; column 18, line 5) two-wire circuit (i.e., tip and ring voltage of the telephone line).
5. Regarding Claim 19, Hiyoshi further discloses the negative input of the operational amplifier connected, via a resistor, to the transistor emitter (Fig. 9, reference 540).

Art Unit: 2644

6. Regarding Claim 20, Hiyoshi further discloses a resistor and capacitor forming a voltage divider connected to the positive input of the operational amplifier (Fig. 9, reference 540).
7. Regarding Claim 21, Hiyoshi further discloses a balancing bridge (i.e., impedance matching) circuit (Fig. 9, reference 11; column 9, lines 52-55) connected between the positive input of the operational amplifier and the collector of the transistor (Fig. 9, reference 540).
8. Regarding Claim 22, Hiyoshi further discloses a resistor connected between the operational amplifier positive input and the transistor emitter (i.e., to an emitter of the electronic inductor transistor) (Fig. 9, reference 540).
9. Regarding Claim 24, Hiyoshi further discloses a capacitor between the modem output driver (i.e., a transmit signal driver) and the positive input of the operational amplifier (Fig. 9, reference 520, 540).
10. Regarding Claim 25, Hiyoshi discloses a circuit for connecting a modem to a two-wire circuit (i.e., a telephone line) (Fig. 9, reference 540, 103; column 1, lines 16-20) comprising: an operational amplifier (Fig. 9, reference 540) having an output driving the base of a transistor to form a semiconductor inductor circuit (i.e., an electronic inductor transistor) (Fig. 9, reference 540; column 18, lines 3-4); a hookswitch (Fig. 9, reference 550) connected between the two-wire circuit and the rectifier (Fig. 9, reference 103) and therefore, not connected between the rectified tip and ring voltage and the modem; and a modem output driver (Fig. 9, reference 520; column 18, lines 3-4) with a feedback path from the transistor emitter to the inverting input of the amplifier (i.e., configured to linearly vary a line current of the telephone line).
11. Regarding Claim 27, Hiyoshi further discloses the negative input of the operational amplifier connected, via a resistor, to the transistor emitter (Fig. 9, reference 540).

Art Unit: 2644

12. Regarding Claim 28, Hiyoshi further discloses a resistor and capacitor forming a voltage divider connected to the positive input of the operational amplifier (Fig. 9, reference 540).

13. Regarding Claim 29, Hiyoshi further discloses a balancing bridge (i.e., impedance matching) circuit (Fig. 9, reference 11; column 9, lines 52-55) connected between the positive input of the operational amplifier and the collector of the transistor (Fig. 9, reference 540).

14. Regarding Claim 30, Hiyoshi further discloses a resistor connected between the operational amplifier positive input and the transistor emitter (i.e., to an emitter of the electronic inductor transistor) (Fig. 9, reference 540).

15. Regarding Claim 32, Hiyoshi further discloses a capacitor between the modem output driver (i.e., a transmit signal driver) and the positive input of the operational amplifier (Fig. 9, reference 520, 540).

16. Regarding Claim 33, Hiyoshi discloses a circuit for connecting a modem to a two-wire circuit (i.e., a telephone line) (Fig. 9, reference 540, 103; column 1, lines 16-20) comprising: modem output driver (i.e., DC loop current) circuit (Fig. 9, reference 520: column 18, lines 3-4) having an operational amplifier (i.e., a first operational amplifier) with a feedback path from the transistor emitter to the inverting input of the amplifier (i.e., configured to linearly vary a line current of the telephone line) having an output connected to the base of a transistor (i.e., a first electronic inductor transistor) connected across a rectified (Fig. 9, reference 103; column 18, line 5) two-wire circuit (i.e., tip and ring voltage of the telephone line) and a semiconductor inductor circuit (Fig. 9, reference 540; column 18, lines 3-4) (i.e., AC current circuit) having another operational amplifier (i.e., a second operational amplifier) having an output connected to the base of a transistor (i.e., a second electronic inductor transistor) connected across a rectified (Fig. 9,

Art Unit: 2644

reference 103; column 18, line 5) two-wire circuit (i.e., tip and ring voltage of the telephone line).

17. Regarding Claim 34, Hiyoshi further discloses a voltage divider comprising two resistors connected to the positive input of the operational amplifier in the modem output driver (i.e., DC loop current) circuit (i.e., the first operational amplifier) (Fig. 9, reference 520).

18. Regarding Claim 35, Hiyoshi further discloses resistors connected to the emitter of the transistor in the modem output driver (i.e., DC loop current) circuit (i.e., the first electronic inductor transistor) (Fig. 9, reference 520).

19. Regarding Claim 36, Hiyoshi further discloses the operational amplifier in the semiconductor inductor circuit (i.e., AC current circuit) (Fig. 9, reference 540) (i.e., the second operational amplifier) having a positive input connected to a modem output driver (i.e., a transmit signal driver of the modem) (Fig. 9, reference 520; column 18, lines 3-4).

20. Regarding Claim 37, Hiyoshi further discloses a balancing bridge (i.e., impedance matching) circuit (Fig. 9, reference 11; column 9, lines 52-55) connected between the positive input of the operational amplifier in the semiconductor inductor circuit (i.e., AC current circuit) (Fig. 9, reference 540) (i.e., the second operational amplifier) and the collector of the transistor in the semiconductor inductor circuit (i.e., AC current circuit) (i.e., the second electronic inductor transistor).

Claim Rejections - 35 USC § 103

21. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Art Unit: 2644

22. Claims 23 and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hiyoshi in view of Gay et al. (US Patent 4,796,295).

23. Regarding Claim 23, as shown above apropos of Claim 18, Hiyoshi anticipates all elements except a second transistor having a base connected to the collector of the electronic inductor transistor. Gay discloses a telephone interface circuit (Fig. 1) with a transistor (Fig. 1, reference 6) connected to the output of an operational amplifier (Fig. 1, reference 14) driven by an amplifier (Fig. 1, reference 18) that receives a transmit signal (Fig. 1, reference 20; column 3, lines 35-39). As such, the transistor (Fig. 1, reference 6) corresponds to the transistor in Hiyoshi, Fig. 9, reference 540 and to the electronic inductor transistor claimed. Gay further discloses another transistor (Fig. 1, reference 5) with a base connected to the collector of the first (i.e., electronic inductor) transistor. Gay discloses that by driving the second transistor in this way, line current is not drawn until the first (i.e., electronic inductor) transistor is active (column 4, lines 9-16). This avoids leakage currents that could result in the telephone line spuriously going into an off-hook state, especially when plural devices share a line. Therefore it would have been obvious to one skilled in the art at the time of the invention to apply the second transistor with a base connected to the collector of the first transistor as taught by Gay to the circuit taught by Hiyoshi for the purpose of reducing leakage currents and their undesirable effects.

24. Regarding Claim 31, as shown above apropos of Claim 25, Hiyoshi anticipates all elements except a second transistor having a base connected to the collector of the electronic inductor transistor. Gay discloses a telephone interface circuit (Fig. 1) with a transistor (Fig. 1, reference 6) connected to the output of an operational amplifier (Fig. 1, reference 14) driven by an amplifier (Fig. 1, reference 18) that receives a transmit signal (Fig. 1, reference 20; column 3,

Art Unit: 2644

lines 35-39). As such, the transistor (Fig. 1, reference 6) corresponds to the transistor in Hiyoshi, Fig. 9, reference 540 and to the electronic inductor transistor claimed. Gay further discloses another transistor (Fig. 1, reference 5) with a base connected to the collector of the first (i.e., electronic inductor) transistor. Gay discloses that by driving the second transistor in this way, line current is not drawn until the first (i.e., electronic inductor) transistor is active (column 4, lines 9-16). This avoids leakage currents that could result in the telephone line spuriously going into an off-hook state, especially when plural devices share a line. Therefore it would have been obvious to one skilled in the art at the time of the invention to apply the second transistor with a base connected to the collector of the first transistor as taught by Gay to the circuit taught by Hiyoshi for the purpose of reducing leakage currents and their undesirable effects.

Response to Arguments

25. Applicant's arguments filed 2 November 2004 have been fully considered but they are not persuasive. Applicant alleges that Hiyoshi fails to disclose the interface configured to linearly vary a line current of the telephone line as claimed in the independent claims as amended in the response filed on 2 November 2004. Examiner respectfully disagrees. The modem output driver disclosed in Hiyoshi (Fig. 9, reference 520; column 18, lines 3-4) has a feedback path from the transistor emitter to the inverting input of the amplifier and is therefore inherently configured to linearly vary a line current of the telephone line.

Drawings

26. Applicant has cancelled Claim 26. As such, the objection to the drawings for not showing claimed features made in the prior Office action is withdrawn.

Conclusion

27. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel Swerdlow whose telephone number is 703-305-4088. The examiner can normally be reached on Monday through Friday between 8:00 AM and 4:30 PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sinh H. Tran can be reached on 703-305-4040. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2644

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


ds

3 March 2005


SINH TRAN
SUPERVISORY PATENT EXAMINER